

Fig. 1 PRIOR ART





Fig. 2



F i g . 3







Fig. 4




F i g . 5




F i g . 6



F i g . 7



F i g . 8





F i g . 9




Fig. 10




Fig. 11




Fig. 12




Fig. 13




Fig. 14





Fig. 15



Fi. 16









Fig. 18



DRAM REGION

LOGIC CIRCUIT REGION

Fig. 19




Fig. 20






Fig. 21



F i g . 2 2



F i g . 2 3





Fig. 24






[illegible][illegible]



Fig. 27



F i g . 2 8




Fig. 29





Fig. 30



F i g . 3 1

